MC PCI-DAS1602 User Manual

Browse online or download User Manual for Unknown MC PCI-DAS1602. MC PCI-DAS1602 User`s manual

  • Download
  • Add to my manuals
  • Print

Summary of Contents

Page 1 - User’s Manual

PCIM-DAS1602/16ANALOG & DIGITAL I/O BOARD for the PCI BusUser’s ManualRevision 2© Copyright September, 2000

Page 2 - HM PCIM-DAS1602_16.lwp

3 SOFTWARE There are three common approaches for generating operating software for the PCIM-DAS1602/16. These are: Writing custom software with o

Page 3 - Table of Contents

4 CONNECTOR PIN OUTS4.1 MAIN CONNECTOR DIAGRAMThe PCIM-DAS1602/16 analog connector is a 37-pin “D” connector accessible from the rear of the PCon th

Page 4 - This page is blank

4.2 DIGITAL I/O CONNECTOR The digital I/O connector is mounted at the rear of the PCIM-DAS1602/16 and will accept a 40-pinheader connector. The option

Page 5 - 1 INTRODUCTION

5 ANALOG CONNECTIONS5.1 ANALOG INPUTSAnalog signal connection is one of the most challenging aspects of applying a data acquisition board. Ifyou are

Page 6 - 8/16 CHANNEL SELECT

Figure 5-1b. Single-Ended Voltage Input TheoryDifferential InputsDifferential inputs measure the voltage between two distinct input signals. Within a

Page 7 - JUMPER BLOCK

Figure 5-2b. Differential Input TheoryBefore moving on to the discussion of grounding and isolation, it is important to explain the concepts ofcommon

Page 8

5.1.2 System Grounds and IsolationThere are three scenarios possible when connecting your signal source to your PCIM-DAS1602/16board. 1. The PCIM-DAS

Page 9 - 2.9 Calibration

If you cannot obtain a reasonably stable DC voltage measurement between the grounds, or the voltagedrifts around considerably, the two grounds are mos

Page 10 - 3 SOFTWARE

NOTERelying on the earth prong of a 120VAC for signal ground connections is not advised..Different ground plugs may have large and potentially even da

Page 11 - 4 CONNECTOR PIN OUTS

5.2.1 Common Ground / Single-Ended InputsSingle-ended is the recommended configuration for common ground connections. However, if some ofyour inputs a

Page 12 - 4.2 DIGITAL I/O CONNECTOR

LIFETIME WARRANTYEvery hardware product manufactured by Measurement Computing Corp. is warranted against defects inmaterials or workmanship for the li

Page 13 - 5 ANALOG CONNECTIONS

5.2.3 Common Mode Voltage < +/-10V / Single-Ended InputsThis is not a recommended configuration. In fact, the phrase common mode has no meaning in

Page 14 - Differential Input

Figure 5-8. Common Mode Voltage > +/-10V. Differential Input5.2.6 Isolated Grounds / Single-Ended InputsSingle-ended inputs can be used to monitor

Page 15 - Differential

5.2.7 Isolated Grounds / Differential InputsOptimum performance with isolated signal sources is assured with the use of the differential inputsetting.

Page 16

Figure 5-11. Analog Output Range Select Jumper Block19Bipolar/Unipolar Select JumpersD/A0 & D/A1 Range Jumper Block

Page 17

6 REGISTER ARCHITECTURE6.1 OVERVIEWPCIM-DAS1602/16 operation registers are mapped into I/O space. Unlike ISA bus designs, thisboard has several bas

Page 18 - 5.2 WIRING CONFIGURATIONS

LINTE = 1, on the local side interrupt is enabled LINTE = 0, on the local side interrupt is disabledthe INT bit is read onlyINT = 1, interrupt is acti

Page 19 - A/D Board

Unipolar Mode: Straight Binary Coding0000 h = −FS (0V)7FFFh = Mid-scale (+FS/2)FFFFh = +FS − 1LSBWRITEWriting to this register is only valid for SW

Page 20

6.4 BADR3 REGISTERSResidual Counter lower byteBADR3 + 0EhResidual Counter upper 2 bitsBADR3 + 0DhUser Counter Clock ControlUser Counter Clock SettingB

Page 21

MAIN CONNECTOR DIGITAL I/O REGISTER BADR3 + 1READDI0, EXT TRIG, EXT PACER, EXT GATEDI1DI2, CTR0 GATEDI3000001234567The signals present at the inputs a

Page 22 - 5.3 ANALOG OUTPUTS

MA3, MA2, MA1, and MA0 is a binary number between 0 and 15 indicating the MUX channel currentlyselected and is valid only when EOC = 0. The channel M

Page 23

Table of Contents379. SPECIFICATIONS ...368.2 LOW PASS FILTERS ...

Page 24 - 6 REGISTER ARCHITECTURE

EOA_INT_SEL = 1, Interrupt on end of acquisitionEOA_INT_SEL = 0, No interrupt on end of acquisitionEOA_INT_SEL is used in conjunction with the residua

Page 25 - 7FFFh = Mid-scale

GATE_POL = 1, the trigger / gate polarity is set to negative-going edge / low level for non burst modeand positive-going edge / high level for burst m

Page 26 - 7FFh = Mid-scale

PROGRAMMABLE GAIN CONTROL REGISTERBADR3 + 7READ/WRITEG0G1XXXXXX01234567G[1:0] control the gain of the programmable gain amplifier according to the tab

Page 27 - 6.4 BADR3 REGISTERS

USER COUNTER CLOCK CONTROLBADR3 + 0ChREAD/WRITECTR1_CLK_SELXXXXXXX01234567 CTR1 _CLK_SEL = 1. The onboard 100 kHz clock signal is ANDed w

Page 28 - READ ONLY

3. You will get the EOA interrupt. Write a 03h to BADR3+4, read 20 samples from FIFO, and thenwrite another 03h to BADR3+4.Total number of samples is

Page 29

2. You will get a FIFO_HALF FULL interrupt. Read 512 samples from FIFO and write an 83h toBADR3+4.3. You will get another FIFO_HALF FULL interrupt.

Page 30 - Software polled A/D X0

82C55 PORT A DATABADR4 + 0READ/WRITEA0A1A2A3A4A5A6A70123456782C55 PORT B DATA BADR4 + 1READ/WRITEB0B1B2B3B4B5B6B701234567Ports A and B may be programm

Page 31 - Ch0 Ch1 Ch2 Ch3

82C55 CONTROL REGISTER BADR4 + 3WRITEGroup BGroup ACLBM1CUAM2M3MS01234567The 8255 can be programmed to operate in Input/ Output (mode 0), Strobed Inpu

Page 32

7 CALIBRATION AND TESTEvery board is fully tested and calibrated before leaving the factory. For normal environments acalibration interval of six mo

Page 33 -

8 ANALOG ELECTRONICS8.1 VOLTAGE DIVIDERSIf you wish to measure a signal which varies over a range greater than the input range of an analog ordigital

Page 34

This page is blank.

Page 35

inputs. The voltage must be dropped to 5 volts max when on. The Attenuation is 24:5 or 4.8. Use theequation above to find an appropriate R1 if R2 i

Page 36

9 SPECIFICATIONSTypical for 25°C unless otherwise specified.Power Consumption820mA typical, 1.4A max+5V quiescentAnalog Input Section+55/-40V fault

Page 37

Accuracy±0.5 LSB typ, ±2.0 LSB max Differential Linearity Error±0.5 LSB typ , ±3.0 LSB max Integral Linearity Error±1.3 LSB typ , ±10.0 LSB maxP

Page 38 - 7 CALIBRATION AND TEST

CrosstalkCrosstalk is defined here as the influence of one channel upon another when scanning two channels at the specifiedper channel rate for a tota

Page 39 - 8.1 VOLTAGE DIVIDERS

Accuracy±0.5 LSB typ, ±1 LSB max Differential Linearity Error±0.5 LSB typ, ±1 LSB max Integral Linearity Error Trimmable by potentiometer to 0Offset

Page 40 - 8.2 LOW PASS FILTERS

Counter Section *Note: Pins 21, 24, and 25 are pulled to logic high via 10K resistors.50 ppmFrequency accuracy10 MHzCrystal Oscillator Frequency0.4

Page 41 - 9 SPECIFICATIONS

Main Connector and Pin Out Identical to CIO-DAS1602/16 ConnectorConnector Compatibility37 pin male “D” connectorConnector typeDifferential Analog Inp

Page 42

Digital Input / Output Connector and Pin Out Identical to CIO-DAS1602/16 ConnectorConnector Compatibility40-pin headerConnector TypeNC40NC39NC38DIG GN

Page 44 - ±0.22 LSB/°C max

EC Declaration of ConformityWe, Measurement Computing Corp., declare under sole responsibility, that the product:DescriptionPart NumberPCI Bus, analog

Page 45 - Mechanical

1 INTRODUCTION The PCIM-DAS1602/16 is a multifunction measurement and control board designed to operate incomputers with PCI bus accessory slots. Th

Page 46 - Main Connector and Pin Out

Measurement Computing Corporation16 Commerce Boulevard,Middleboro, MA 02346Telephone: (508) 946-5100Fax: (508) 946-9500E-mail: info@MeasurementComputi

Page 47

CB.CFG. This file is accessed by the Universal Library for programmers. Note also that the UniversalLibrary is the I/O board interface for packaged

Page 48 - For your notes

2.4 BIPOLAR/UNIPOLAR AND GAIN SETTINGThe Bipolar or Unipolar configuration of the A/D converter is set by switch S2 (Figure 2-3). The switchcontrols a

Page 49

Analog output is provided by two 12-bit multiplying D/A converters. This type of converter accepts areference voltage and provides an output proportio

Page 50

2.8 TESTING THE INSTALLATION After you have run the install program, it is time to test the installation. The following section describesthe InstaCa

Comments to this Manuals

No comments